Stenzek 2ed7aa5536
CPU: Clear pending bus error when interpreting block
It can get set from a failed rec access much earlier.

Also eliminates a redundant store from the main interpreter loop.
2025-05-14 23:18:22 +10:00
..
2025-04-06 23:16:03 +10:00
2025-04-11 22:18:27 +10:00
2025-04-10 02:18:17 +10:00
2025-04-11 22:13:07 +10:00
2025-04-14 22:20:29 +10:00
2025-04-14 22:20:29 +10:00
2025-04-17 21:05:44 +10:00
2025-04-14 22:20:29 +10:00